

8051 Compact Assembly Reference


const16 = 16bit Code const
 const8 = 8bit Code const
 direct = 8bit IData addr
 addr16 = 16bit Code addr

addr11 = 11bit Code absaddr
 rel = 8bit Code reladdr signed
 bit = 8bit IData bit addr
 i=0-1 n=0-7 a=32*(absaddr shr 8)

PSW 7 6 5 4 3 2 1 0
 CY AC FO RS1 RSO OV F1 P
 RSO RS1: register bank selection; mem:
 00:00-07 01:08-0f 10:10-17 11:18-1f

Opcode	Mnemonic	Operands	Bytes	Flags	Cycles						
11+a	ACALL	addr11	2		2	92	MOV	bit, C	2		2
24	ADD	A, #const8	2	CY AC OV P	1	A2	MOV	C, bit	2	CY	1
26+i	ADD	A, @Ri	1	CY AC OV P	1	75	MOV	direct, #const8	3		2
25	ADD	A, direct	2	CY AC OV P	1	86+i	MOV	direct, @Ri	2		2
28+n	ADD	A, Rn	1	CY AC OV P	1	F5	MOV	direct, A	2		1
34	ADDC	A, #const8	2	CY AC OV P	1	85	MOV	direct, direct	3		2
36+i	ADDC	A, @Ri	1	CY AC OV P	1	88+n	MOV	direct, Rn	2		2
35	ADDC	A, direct	2	CY AC OV P	1	90	MOV	DPTR, #const16	3		2
38+n	ADDC	A, Rn	1	CY AC OV P	1	78+n	MOV	Rn, #const8	2		1
01+a	AJMP	addr11	2		2	F8+n	MOV	Rn, A	1		1
54	ANL	A, #const8	2		P 1	A8+n	MOV	Rn, direct	2		2
56+i	ANL	A, @Ri	1		P 1	93	MOVC	A, @A+DPTR	1		P 2
55	ANL	A, direct	2		P 1	83	MOVC	A, @A+PC	1		P 2
58+n	ANL	A, Rn	1		P 1	F0	MOVX	@DPTR, A	1		2
B0	ANL	C, /bit	2	CY	2	F2+i	MOVX	@Ri, A	1		2
82	ANL	C, bit	2	CY	2	E0	MOVX	A, @DPTR	1		P 2
53	ANL	direct, #const8	3		2	E2+i	MOVX	A, @Ri	1		P 2
52	ANL	direct, A	2		1	A4	MUL	AB	1	CY OV P	4
B6+i	CJNE	@Ri, #const8, re3	3	CY	2	00	NOP		1		1
B4	CJNE	A, #const8, rel 3	3	CY	2	44	ORL	A, #const8	2		P 1
B5	CJNE	A, direct, rel 3	3	CY	2	46+i	ORL	A, @Ri	1		P 1
B8+n	CJNE	Rn, #const8, rel3	3	CY	2	45	ORL	A, direct	2		P 1
E4	CLR	A	1		P 1	48+n	ORL	A, Rn	1		P 1
C2	CLR	bit	2		1	A0	ORL	C, /bit	2	CY	2
C3	CLR	C	1	CY	1	72	ORL	C, bit	2	CY	2
F4	CPL	A	1		P 1	43	ORL	direct, #const8	3		2
B2	CPL	bit	2		1	42	ORL	direct, A	2		1
B3	CPL	C	1	CY	1	D0	POP	direct	2		2
D4	DA	A	1	CY	P 1	C0	PUSH	direct	2		2
16+i	DEC	@Ri	1		1	22	RET		1		2
14	DEC	A	1		P 1	32	RETI		1		2
15	DEC	direct	2		1	23	RL	A	1		1
18+n	DEC	Rn	1		1	33	RLC	A	1	CY P	1
84	DIV	AB	1	CY OV P	4	03	RR	A	1		1
D5	DJNZ	direct, rel	3		2	13	RRC	A	1	CY P	1
D8+n	DJNZ	Rn, rel	2		2	D2	SETB	bit	2		1
06+i	INC	@Ri	1		1	D3	SETB	C	1	CY	1
04	INC	A	1		P 1	80	SJMP	rel	2		2
05	INC	direct	2		1	94	SUBB	A, #const8	2	CY AC OV P	1
A3	INC	DPTR	1		2	96+i	SUBB	A, @Ri	1	CY AC OV P	1
08+n	INC	Rn	1		1	95	SUBB	A, direct	2	CY AC OV P	1
20	JB	bit, rel	3		2	98+n	SUBB	A, Rn	1	CY AC OV P	1
10	JBC	bit, rel	3		2	C4	SWAP	A	1		1
40	JC	rel	2		2	C6+i	XCH	A, @Ri	1		P 1
73	JMP	@A+DPTR	1		2	C5	XCH	A, direct	2		P 1
30	JNB	bit, rel	3		2	C8+n	XCH	A, Rn	1		P 1
50	JNC	rel	2		2	D6+i	XCHD	A, @Ri	1		P 1
70	JNZ	rel	2		2	64	XRL	A, #const8	2		P 1
60	JZ	rel	2		2	66+i	XRL	A, @Ri	1		P 1
12	LCALL	addr16	3		2	65	XRL	A, direct	2		P 1
02	LJMP	addr16	3		2	68+n	XRL	A, Rn	1		P 1
76+i	MOV	@Ri, #const8	2		1	63	XRL	direct, #const8	3		2
F6+i	MOV	@Ri, A	1		1	62	XRL	direct, A	2		1
A6+i	MOV	@Ri, direct	2		2						
74	MOV	A, #const8	2		P 1						
E6+i	MOV	A, @Ri	1		P 1						
E5	MOV	A, direct	2		P 1						
E8+n	MOV	A, Rn	1		P 1						

Memory organization



SFR's